

# UNITED STATES PATENT AND TRADEMARK OFFICE

M-L

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/626,507	07/24/2003	Son Ho	MP0390	1965	
. 26703	7590 12/04/2006		EXAM	EXAMINER .	
HARNESS, DICKEY & PIERCE P.L.C.			PATEL, KAUSHIKKUMAR M		
5445 CORPORATE DRIVE SUITE 400			ART UNIT	PAPER NUMBER	
TROY, MI 4	8098		2188		
			DATE MAILED: 12/04/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

	A HAl Al-	Annlinent/o)				
	Application No.	Applicant(s)				
Office Action Summany	10/626,507	HO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Kaushikkumar Patel	2188				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 29 Septemberl 2006.						
-						
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-120</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-120</u> is/are rejected.						
7) Claim(s) is/are objected to						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>24 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:  1. ☐ Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PTO-152)					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PT 6) Other:						

Art Unit: 2188

### **DETAILED ACTION**

## Response to Amendment

- 1. This office action is in response to applicant's communication filed September 29, 2006 in response to PTO office action mailed June 30, 2006. The applicant's remarks and amendments to the claims and/or specification were considered with the results that follow.
- 2. In response to the last office action, claims 12, 15-20, 40, 51, 69-70, 79, 97 and 117 have been amended. No claims have been added or canceled. As a result, claims 1-120 remain pending in this application.
- 3. Objection to specification is withdrawn due to amendment filed on September 29, 2006.
- 4. Objection to claim 69 is withdrawn due to amendment filed on September 29, 2006.
- 5. Rejection of claims under 35 USC 112, first paragraph is withdrawn due to amendment filed on September 29, 2006.
- 6. Rejection of claims under 35 USC 112, second paragraph is withdrawn for some claims, while this rejection is maintained for some claims, and explained below to make it more clear.

## Response to Arguments

7. Applicant argues (remarks on page 53) that Zaidi fails to teach address with memory select portion. Examiner respectfully disagrees with this. As stated in <u>column</u>

Art Unit: 2188

23 (referring figs. 20-22), lines 22-33, "Switched channel memory controller" allows multiple DMA (and processors) to simultaneously communicate with multiple output channels and "CPUs supply a request and an address to a switched channel memory controller (MAC), however, the address includes both the port, device or memory bank address (memory select portion), and the requested memory location address". Zaidi further teaches (col. 23, lines 40-45), that CPU bus can be connected to an external flash memory through one channel and SDRAM through another channel. The above description clearly indicates that there are separate communicative interfaces between the CPU and flash as well as CPU and SDRAM. Applicant further argues that combination of Zaidi and Taylor fail to teach second address based on first address. Although the use of virtual memory addressing is known in the art, Taylor was introduced in teaching of claims 1, 44 and 79. Taylor teaches importance of address translation occurring before the cache access or after the cache access (col. 1, lines 25-41). The use of physical cache inherently requires the address translation before cache access occurs (CPU generates virtual address that is translated to physical address and cache receives second/translated address based on first/virtual address generated by CPU), and as explained above, when address is generated in system of Zaidi, the address includes memory bank address (memory select portion) and requested memory address, the translated/second address received at physical cache would also include the memory select portion, which teaches second address including memory select portion that is based on first address with memory select portion.

Art Unit: 2188

8. Applicant's remaining arguments with respect to claims 1-120 have been considered but are most in view of the new ground(s) of rejection.

## Claim Rejections - 35 USC § 112

- 9. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.
- 10. Claims 1-11, 13-15, 20, 79, 80-89, 91-93 and 97 are rejected under 35
  U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 1, lines 13-14 cites "a line cache that receives a second address that is based on the first address" and further in lines 18-20 cites "when said line cache receives said first address". It is unclear whether cache receives second address based on first address as well as a first address (i.e. cache receives direct address from processors as well as translated addresses from arbiter).

Claims 2-11, 13-15 are 20 are also rejected due their dependency from rejected claim 1.

Claim 6 recites the limitation "a second address" in line 5. Since claim 6 depends from claim 1, it is unclear "a second address" is same second address recited in claim 1, line 10 or different second address. There is insufficient antecedent basis for this limitation in the claim.

As per claim 79, lines 11-12 cites "line cache means for storing and receiving a translated address based on..." and further lines 16-19 cites "said line cache means

Art Unit: 2188

receives said first address...miss occurs". It is unclear whether cache receives first address as well as a second (translated) address based on first address (as explained with respect to claim 1 above).

Claims 80-89, 91-93 and 97 are also rejected due their dependency from rejected claim 79.

# Claim Rejections - 35 USC § 103

- 11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 12. Claims 1-5, 11,13-15, 20, 44-48, 50, 52-54, 79-83, 89, 91-92, and 97 are rejected under 35 U.S.C. 103(a) as being unpatentable in view of Zaidi et al. (US 6,601,126 B1) (Zaidi herein after), Jim Handy (The Cache Memory Book, second edition, published 1998) (Jim herein after) and Taylor et al. (5,699,551) (Taylor herein after)

As per claims 1, 44, 50 and 79, Zaidi teaches a cache control system (fig. 1) that controls data flow between a line cache (fig, 1, item 126), a first central processing unit (CPU) (fig. 1, item 110) and first and second memory devices (fig. 1, items 106 and 108), comprising:

a first line cache interface that is associated with the first CPU (taught as cache and channel controller interface the CPU bus, column 4, lines 39-41), that receives a

Art Unit: 2188

first program read request from CPU and that generates a first address from said first program read request (column 23, lines 30-32);

a first memory interface that communicate with first memory device and second memory interface that communicates with the second memory device (figs. 21-22, two memory devices, flash and SDRAM are connected to memory bus through MAC, which teaches first and second interfaces connected to first and second memory devices);

a cache that receives address that includes memory select portion; and a switch that selectively connects said line cache to one of said first and second memory interfaces (fig. 1, item 126, column 23, lines 31-34 and lines 41-45, taught as CPUs supply a request and an address, the <u>address includes both the port, device or memory bank address [memory select portion] and the requested memory location address.</u>

Referring figs. 20-22, col. 23 lines 22-29, "switched channel memory controller" allows multiple DMA (and processors) to simultaneously communicate with multiple output channels. Also, col. 23, lines 40-45, suggests that CPU bus can be connected to an external flash memory through one channel and SDRAM through another channel. These statements clearly state there are separate and selective communication interfaces between the connections). (switch providing separate/distinct interfaces are known in the art, because a separate and independent interface avoids bus or memory bank conflict and hence increases the speed of the system, see Jeddeloh US 7,133,972, fig. 3, col. 4, lines 30-64, presented as an evidentiary reference).

Zaidi explicitly fails to teach line cache receiving first address and comparing address to stored addresses and if match occurs it returns data to CPU, and retrieves data from one of the first and second memories if miss occurs, but a system with

Art Unit: 2188

processor and cache memory is well known to one of ordinary skill in the art at the time of invention, and when CPU issues read request in such a system, cache compares the address with the stored addresses and returns the data to CPU and if miss occurs it retrieves data from higher latency storages (Jim, page 42-43, section 2.1.3) (also applicant's admitted prior art in the background of the invention section).

Zaidi teaches sending first address with bank (memory) select portion and memory location address (Zaidi, col. 23, lines 31-34) but fails to teach sending a second address based on first address. Taylor teaches computer systems using physical cache, which requires address translation occurring before the cache access (cache receiving translated/second address based on first address) (Taylor, column 1, lines 26-40). It would have been obvious to one having ordinary skill in the art at the time of the invention to utilize physical cache as taught by Taylor in the system of Zaidi and Jim because virtual memory provides protection, large address space and physical cache memories are simpler to build (Taylor, column 1, lines 26-40).

As per claims 2-3, 45-46 and 80-81, Zaidi teaches that the first memory device is RAM (fig. 1, item 108).

As per claims 4, 47 and 82, Zaidi teaches the second memory device is flash memory (fig. 1, item 106).

As per claim 5, 48 and 83, Zaidi teaches the first CPU is an advanced risc machine (ARM) processor (column 5, lines 35-36).

As per claims 11 and 89, Zaidi teaches a cache memory as per claim 1 and memories are used for storing data. Zaidi fails to teach cache with a Content

Art Unit: 2188

Addressable Memory (CAM). Jim teaches a cache memory with CAM, which stores addresses associated with data stored in the cache memory (page 14, sec. 1.5, page 15, fig. 1.7). Jim teaches determining when hit and miss occurs and retrieves data from higher latency memories (first and second memories) when miss occurs (Jim, pages 42-43, sec. 2.1.3 and pages 46-47, fig. 2.4). Thus Jim inherently teaches cache state machine.

It would have been obvious to one having ordinary skill in the art at the time of invention have used Zaidi's dual processor system and modified to use the cache with CAM as taught by Jim because CAM permits content of memory to be searched and matched instead of having to specify a memory location in order to retrieve data from memory (Jim, page 14, sec. 1.5). This allows data to be stored at any location in a cache (Jim, page 16, paragraph 3)

As per claims 13-14, 52-53 and 91-92, Jim teaches a cache replacement algorithm Least Used Page, which replaces least used page with data retrieved form the first or second memory when miss occurs (page 57, paragraph 2, page 61, pars. 3-4). Thus Jim inherently teaches least used page device.

As per claims 15 and 54 Jim teaches that state transitions of cache state machine are based, in part on at least one internal state of the CPU (page 42, paragraph 2 and 3 and sec. 2.1.3)

As per claims 20 and 97, Jim teaches that cache can have many ways of implementations depending upon the address bits used in the system (page 54, paragraphs 2 and 3). Thus Jim inherently teaches cache with 4 pages of 8 x 32.

Art Unit: 2188

13. Claims 16-18, 32-38, 55-57, 67-73, 93-95 and 109-115 are rejected under **35**U.S.C. 103(a) as being unpatentable in view of Zaidi, Jim Handy, Taylor and in further view of Bryant et al. (4,008,460).

Claims 16-18 are similar in scope with combination of claims 1, 11, 13 and 14.

Zaidi, Jim Handy, Taylor teach all the limitations of claim 16, including identifying first least used page and replacing first least used page in case of cache miss (limitation of claim 17) but fail to teach identifying first and second used page and replacing second least used page (claim 18). Bryant teaches identifying first and second least used page and replacing second least used page (Bryant, col. 3, lines 52-57).

It would have been obvious to one having ordinary skill in the art at the time of the invention to utilized first and second least used page replacement method as taught by Bryant in the system of Zaidi, Jim Handy and Taylor to avoid wrap-around delay associated with LRU policy and increase system performance (Alexander, col. 2, lines 7-16, lines 43-46).

Claims 32-38, 55-57, 67-73, 93-95 and 109-115 are rejected under same rationales as applied to claims 1-5, 11, 13-14 and 16-17.

14. Claims 6, 21-24, 28, 30-31, 49, 59-63, 65-66, 84, 88, 98-101, 105 and 107-108 are rejected under **35 U.S.C. 103(a)** as being unpatentable over Zaidi, Jim Handy and

Art Unit: 2188

Taylor as applied to claims 1-5, 11, 13-15, 44-48 and 79-83 above, and further in view of Barroso et al. (US 6,725,334 B2).

As per claims 6, 49 and 84, Zaidi and Jim teach a dual processor system with two caches (fig. 2, items 202 and 214, first and second processors, and items 208 and 224, two caches). Zaidi, Jim and Taylor inherently teach cache interface with first and second CPUs and both generates read requests and hence first and second address as taught in claim 1. Zaidi teaches system with two second level caches for two processors but fails to teach cache arbitration device which communicates with first and second cache interfaces and resolves cache access conflicts between first and second CPUs. Barroso teaches a second level cache with switch (fig. 1, item 130 and 120), which provides interfaces with first and second CPU and arbitrates between first and second CPU (column 4, lines 10-21) (switch providing separate/distinct interfaces are known in the art, because a separate and independent interface avoids bus or memory bank conflict and hence increases the speed of the system, see Jeddeloh US 7,133,972, fig. 3, col. 4, lines 30-64, presented as an evidentiary reference).

It would have been obvious to one having ordinary skill in the art at the time of invention would have modified the multiple cache with multiple processor system of Zaidi and used one cache with switch as taught by Barroso to reduce the cost and the waste of the cache capacity (column 1, lines 45-65).

Claims 21-24, 30-31, 59-63, 65-66, 84, 88, 98-101, 105 and 107-108 are similar in scope with combination of claims 1-6, 11, 13-15 and hence rejected under same rationales as applied to claims 1-6, 11 and 13-15 above.

Art Unit: 2188

15. Claims 7-10, 25-27, 85-87 and 102-104 are rejected under **35 U.S.C. 103(a)** as being unpatentable over Zaidi, Jim Handy, Taylor and Barroso as applied to claims 1-6, 11, 13-14, 16-17, 44-48 and 79-83 above, and further in view of Alexander et al. (6,131,155).

As per claims 7-8, Zaidi, Jim Handy, Taylor and Barroso teach all the limitations of claims 1-6 above but fail to teach direct interfaces from CPUs to memory devices.

Alexander teaches CPU programmed to accessing main memory directly, bypassing cache access (Alexander, abstract).

It would have been obvious to one having ordinary skill in the art at the time of the invention to utilize the direct access interface to memory, bypassing the cache as taught by Alexander in the system of Zaidi, Jim Handy, Taylor and Barroso, because data caches provides performance improvement only if program execution performs repeated accesses of data over a short period of time to a small group of data and large amounts of data transfers degrades the performance, so bypassing a cache and directly reading data from memory increases the performance (Alexander, abstract, col. 2, lines 21-56). Also providing a direct and independent interface avoids bus or memory bank conflict as explained with respect to claims 1 and 6 above.

As per claim 9, Zaidi and Barroso teach an arbiter and MAC (Zaidi, fig. 2, items 242, 244) and switch (Barroso, fig.1, item 120) to resolve memory access conflict (Zaidi, column 23, lines 40-45) but fail to teach arbiter for direct read/write interface. It would have been obvious to one having ordinary skill in the art at the time of the invention would provide arbiter for direct (bypassing cache interface) interface, because when

Art Unit: 2188

multiple CPUs accessing memory device providing arbitration avoids the conflict for same data.

As per claim 10, Zaidi teach an application specific integrated circuit (ASIC) which can be used to provide interconnection structure and method for efficient integration variety functional circuits (Zaidi, column 2, lines 63-65). It would have been obvious to one having ordinary skill in the art at the time of invention have used the embedded system of Zaidi to control the hard disk drive and its components for better performance and compact design.

Claims 25-27, 85-87 and 102-104 are rejected under same rationale as applied to claims 7-10 as above.

16. Claims 19, 58 and 96 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zaidi, Jim Hardy, Taylor and Barroso and further in view of Veidenbaum et al. (Adapting Cache Line Size to Application Behavior, pub. 1999).

Claims 19, 58 and 96 are similar in scope with combination of claims 1-6 above. But the combination of Zaidi, Jim, Taylor and Barroso fail to teach selecting size of the cache line based on application running. Veidenbaum teaches adapting cache line size according to application running (Veidenbaum, abstract).

It would have been obvious to one having ordinary skill in the art at the time of the invention to use cache line size based on application running as taught by Veidenbaum in the system of Zaidi, Jim, Taylor and Barroso to improve miss rate and memory traffic (Veidenbaum, abstract).

Art Unit: 2188

17. Claims 12, 29, 39, 51, 64, 74, 90, 106 and 116 are rejected under **35 U.S.C. 103(a)** as being unpatentable over Zaidi, Jim Hardy, Taylor and Barroso and further in view of Ebner et al. (US 6,928,525).

Claim 12 is similar in scope with combination of claims 1-6 and Zaidi, Jim Hardy, Taylor and Barroso teach all the limitations, but they combined failed to teach accessing one page by one of first and second CPUs, while other of first and second CPUs is accessing another page. Ebner teaches shared cache memory, which allows multiple simultaneous access to data held in different cache lines of cache (Ebner, Abstract). It would have been obvious to one having ordinary skill in the art at the time of the invention to utilize shared cache allowing multiple simultaneous access to different lines of cache as taught by Ebner in the system of Zaidi, Jim Hardy, Taylor and Barroso to improve system performance by allowing concurrent accesses to cache lines (Ebner, col. 2, lines 32-39).

Claims 29, 39, 51, 64, 74, 90, 106 and 116 are also rejected under same rationales as applied to claim 12.

18. Claims 40-43, 65-66, 75-78, 105-108 and 117-120 are rejected under **35 U.S.C. 103(a)** as being unpatentable over Zaidi, Jim Hardy, Taylor, Barroso, Ebner as applied to claims 39, 64, 74, 106 and 116 above and further in view of Bryant.

Combination Zaidi, Jim Hardy, Taylor, Barroso and Ebner teach all limitations of independent claims 39, 64, 74, 106 and 116 but fail to teach limitations of claims 40-43,

Art Unit: 2188

65-66, 75-78, 105-108, and 117-120. But dependent claims are in similar scope with respect to claims 16-18 (taught by Bryant above) and hence rejected under same rationales as applied to claims 16-18 above.

# **Double Patenting**

19. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

20. Claims 1-120 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1, 4, 10, 12 and 26-33 of copending Application No. 10/646289 in view of Zaidi, Jim Handy, Barroso, Ebner, Bryant and Veidenbaum. With respect to claims 1-120 of present application, the limitations of first and second CPU, two memory devices, arbitrating devices and line cache with interfaces are claimed in co-pending application 10/646289 in claims 1, 4,

Art Unit: 2188

10, 12 and 26-33 respectively and remaining limitations of claims 1-120 of present application, such as first and second least used pages, one CPU accessing one line of cache while other CPU accessing other line, and line cache size depending upon application running are all taught above with respect to secondary references of Zaidi, Jim Handy, Barroso, Ebner, Bryant and Veidenbaum above.

This is a <u>provisional</u> obviousness-type double patenting rejection.

#### Information Disclosure Statement

21. The information disclosure statement filed September 29, 2006 was essentially a copy of PTO-892 submitted on June 30, 2006 and hence not considered by the Examiner. The Examiner has considered the one non-patent article # 3, on sheet 2.

#### Conclusion

22. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kaushikkumar Patel whose telephone number is 571-272-5536. The examiner can normally be reached on 8.00 am - 4.30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hyung Sough can be reached on 571-272-6799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kaushikkumar Patel Examiner Art Unit 2188

ربری kmp

> HYUNG SOUGH SUPERVISORY PATENT EXAMINER

> > 12/01/06